Jobs / China / Nvidia Corporation
ASIC Physical Design Engineer
Nvidia Corporation · 🌍 China, Shanghai
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereNo government sponsor record covers this employer in this country.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- Can’t check pay against the visa rulesWe don’t have visa salary rules for this country yet.
- Confirmed live todayWhen a source last listed this job as open.
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — Nvidia Corporation
No government sponsor record covers this employer in this country.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Nvidia Corporation →
About the role
ASIC-PD team is hiring both junior and senior engineers, whose work scope is physical design from RTL to GSDII: design quality check, synthesis, formal check, partitioning, constraint (for both design and process), async check, timing analysis/fixing/signoff, also all related flow. Join us, you will work together with expertise in all these areas; you will not only work for physical application, but also drive physical friendly design with all related teams: ASIC/P&R/DFT/SI/ARCH etc.; you will work for the most advanced process/technology, the biggest chip in the world. What you'll be doing: • STA for hierarchical design. • Constraints creation and validation, timing budget. • Timing closure for both partition and full chip level. • Special timing closure, such as io, test, clock etc. • Synthesis, Netlist quality check, Formal Verification. • Implement chip partition and floorplan. • Function eco creation. • Develop and enhance entire timing closure flow from frontend (pre-layout) to backend (post-layout). • Flow automation development, Methodology in any of above areas. What we need to see: • MS in EE, CS or Microelectronics with 1+ year experience is preferred • Project experience in IC design implementation. • Courses taken in circuit design, digital design • Hand-on experience in EDA software from Synopsys (FC/DC/PT/Formality), Cadence (RC compiler/Genus/LEC) is helpful • Proficient user of Python, perl or TCL is helpful • Proficient in English reading and writing Ways to stand out from the crowd: • Proficient user of Perl, Python or TCL is preferred. • Excellent English communication skill.