Jobs / United States / Intel Corporation
HPC System Architecture
Intel Corporation · 🇺🇸 2 Locations
Sponsorship verdict
Sponsorship possible
One solid signal, not two — worth applying, and worth asking about sponsorship early.
- Employer is on a government sponsor recordThe US Department of Labor certified 1,731 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 1,112 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
- Confirmed live todayWhen a source last listed this job as open.
US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Sponsor Radar — Intel Corporation
The US Department of Labor certified 1,731 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 1,112 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Intel Corporation →
About the role
Job Details: Job Description: The HPC System Architect is the senior technical lead responsible for defining the next generation of Intel's leading-edge high-performance computing systems. Reporting directly to Nic Dube, Corporate Vice President and General Manager of Data Center Systems and Solutions, this position owns forward-looking HPC system architecture from concept through committed definition. You will work directly with Intel's CPU and GPU teams to architect the systems that follow today's products - shaping silicon requirements, and defining system-level architecture for the large-scale, scale-out clusters that characterize production HPC. The role spans full-system definition: compute node design, memory and I/O balance, scale-out fabric and topology, and the software stack that determines delivered application performance at scale. You will engage directly with the customers that set the leading edge of HPC - DOE national laboratories and their exascale and post-exascale programs, financial services institutions, oil and gas operators, and major academic and government research computing centers - translating their workload and facility requirements into system architectures Intel can build, and Intel's roadmap into system concepts they can commit to. Responsibilities Own system-level architecture for next-generation HPC clusters: node definition, CPU and GPU configuration, memory bandwidth-to-capacity balance, I/O and parallel storage architecture, and scale-out fabric and topology. Define scale-out interconnect architecture - fabric selection, network topology, bisection bandwidth and blocking ratios, collective and communication performance, and resilience at thousands-of-node scale. Partner with the CPU and GPU teams to define product requirements for future HPC systems, bringing system-level and workload evidence into silicon definition while requirements remain open. Build performance models that project delivered application throughput at scale on unreleased silicon and use them to drive configuration and roadmap decisions. Lead architecture co-design and benchmark definition with leadership HPC customers, including acceptance criteria for standard and customer-proprietary application suites. Drive HPC requirements into Intel's CPU, GPU, platform, and software roadmaps across DCG and the product and design organizations. Evaluate emerging technologies for next-generation HPC systems, including advanced memory, Ultra Ethernet and other scale-out fabric standards, optical interconnect, and heterogeneous accelerator integration. Produce reference architectures and system specifications that platform teams, OEM and ODM partners, and system integrators can build to. Grow and lead HPC architecture capability within the team, providing technical direction and mentorship to architects and engineers. Successful Candidate Profile Deep expertise in HPC system architecture at cluster scale, spanning CPU and GPU configuration, memory subsystem design, scale-out interconnect, and parallel storage. Demonstrated experience defining systems around unreleased silicon and influencing CPU or accelerator requirements from a system and workload perspective. Fluency with HPC workload characteristics and performance analysis, including quantitative reasoning about scaling behavior, communication patterns, and bottlenecks at scale. Working knowledge of the HPC software stack - MPI, OpenMP, GPU programming models, schedulers, and math and communication libraries. Proven credibility with sophisticated technical customers in high-stakes procurement and co-design settings. Strong understanding of the competitive HPC landscape, including alternative CPU and accelerator architectures, fabric options, and system vendor pos