Jobs / United States / Intel Corporation

E-Core (Atom) CPU Layout Design Engineer

Intel Corporation · 🇺🇸 2 Locations

Sponsorship verdict

Sponsorship possible

One solid signal, not two — worth applying, and worth asking about sponsorship early.

  • Employer is on a government sponsor recordThe US Department of Labor certified 1,731 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 1,112 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
  • The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
  • No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
  • What Intel Corporation paid sponsored hires in similar roles211 certified filings for “Component Design Engineer” (Electronics Engineers, Except Computer) in CA: $125k–$167k, median $142k. Most were filed at wage level III (43%) — 3 lottery entries, ≈46% projected selection odds for cap-subject employers. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).
  • Confirmed live todayWhen a source last listed this job as open.

US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).

A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.

Start free →

Or apply yourself on the official page →

Sponsor Radar — Intel Corporation

1,731 H-1B filings certified since Oct 2025

The US Department of Labor certified 1,731 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 1,112 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).

Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Intel Corporation →

About the role

Job Details: Job Description: The Role and Impact: As an E-Core (Atom) CPU Layout Design Engineer, you will play a pivotal role in shaping the physical layout of Intel's cutting-edge Atom processors, contributing to high-performance products that drive a wide range of applications. In this role, you'll focus on implementing custom layouts for analog blocks, digital designs, and memory compilers, ensuring compliance with design specifications and reliability criteria. Your work will directly impact Intel's ability to deliver innovative microprocessor solutions to the market. Business Group: Join Intel Corporation's Atom Layout Design team, a group dedicated to advancing Intel Atom processors (E-Core), which power a diverse array of products spanning entry-level PCs, smartphones, laptops, and IoT devices. This team plays a crucial role in supporting Intel's mission to deliver high-performance, energy-efficient solutions that drive technological innovation and global connectivity. Key Responsibilities: - Drive custom layout design for memory compilers, custom IPs, and partitions supporting CPU products. - Perform physical array planning, area optimization, and critical wire analysis to ensure efficient designs. - Conduct complete layout verification, including design rule compliance, SoC integration standards, and reliability checks such as electron migration, voltage drop (IR), and self-heating. - Utilize custom autorouters and placers for layout construction while innovating new methods to improve productivity and design quality. - Collaborate closely with circuit design engineers to assess feasibility, provide feedback, and implement circuit enhancement requests. - Troubleshoot design, tool flow, and methodology issues to ensure seamless implementation and integration. - Partner with cross-site teams to align on design strategies, reuse methodologies, and project consistency. Qualifications: Minimum Qualifications: - Bachelor's or Master's degree in Electronics/Microelectronics Engineering, Computer Engineering, or a related discipline with 3+ years of hands-on experience in physical design, demonstrated through internships, academic projects, coursework, or hands-on training. - Proficiency in Very Large Scale Integration (VLSI) and Complementary Metal-Oxide Semiconductor (CMOS) logic circuit design. - Programming skills in UNIX shell scripting, TCL, and Perl. Preferred Qualifications: - Strong ability to analyze and solve complex technical problems independently. - Excellent communication, interpersonal, and multitasking skills, with a demonstrated ability to collaborate across functions and teams. - Prior experience developing innovative layout methodologies and improving design workflows. Consider joining us to contribute your expertise to ground-breaking designs that shape the future of technology. Apply now and become part of a team where your creativity and skills will drive meaningful impact.            Job Type: Experienced Hire Shift: Shift 1 (Malaysia) Primary Location: Malaysia, Penang Additional Locations: Malaysia, Kulim Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work mod

View the official posting →

Source: Employer career site (Workday) First seen: 2026-10-07 Last confirmed: 2026-10-07 How our data works → Report this job

Similar opportunities