Jobs / China / Nvidia Corporation
PMU ASIC Engineer - New College Graduate 2027
Nvidia Corporation · 🌍 China, Shanghai
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereNo government sponsor record covers this employer in this country.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- Can’t check pay against the visa rulesWe don’t have visa salary rules for this country yet.
- Confirmed live todayWhen a source last listed this job as open.
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — Nvidia Corporation
No government sponsor record covers this employer in this country.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Nvidia Corporation →
About the role
As chip sizes continue to grow, power efficiency(token per watt/dollar) has become critical across all NVIDIA products - from data centers to automotive and personal computing. Our PMU IP, developed over the past 17 years, is essential in optimizing chip performance and efficiency in both idle and active scenarios. The PMU IP consists of a RISC-V core and custom-designed lower power/active power/thermal control logic. It collects and processes temperature, power, VR, and idle telemetries from the entire chip. It works with software on the RISC-V core to determine efficient operating points for different workloads on different chips. We are seeking an ASIC Engineer who can help RTL coding or even architecting the next generation PMU for datacenter, GeForce, Auto, PC, Networking chips, etc. What you’ll be doing: • Implement the micro-architecture to RTL design. • Handling the general chip sign off checklist for every milestone • Involve into the discussion with the architecture member or even the SW member for the motivation What we need to see: • BS / MS in electrical / Microelectronics/ Integrated Circuits engineering. • Strong communication skills and proficient oral English since this role require frequent communication with external teams mainly in USA and India. • Familiar with frontend ASIC design. Ways to stand out from the crowd: • Experience on thermal management/active power/low power design. For example, NAFLL ADC, AVFS, DVFS, PG/RG/CG, etc. • Play similar role in other system-level control features if not power related.