Principal ASIC Verification Engineer

Start free →

Or apply yourself on the official page →

About the role

Principal ASIC Verification Engineer    This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE. Job Description: This is a Hybrid role based in Sunnyvale, CA with an expectation that you’ll be in the office 2 days per week. HPE Networking is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build our world-class routers and switches.   Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.   As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow. Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.   Position Summary We are seeking a highly motivated Senior ASIC Verification Engineer to join our networking silicon development team. Key Responsibilities: • Own and drive block-level or subsystem verification efforts, from creating test plans to achieving comprehensive coverage closure. • Develop, enhance, and maintain advanced UVM verification environments, including agents, sequences, scoreboards, virtual sequences, and register models. • Perform constraint-driven random testing, debug complex SoC designs, and ensure functional coverage and assertion goals are met. • Analyze simulation results using industry-leading simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and debug waveforms to validate design functionality. • Collaborate with cross-functional teams to identify and resolve issues, ensuring high-quality ASIC/SoC deliverables. Required Skills and Qualifications: • 15+ years of experience in ASIC/SoC verification with a proven track record of owning verification from test plan to coverage closure. • Strong expertise in SystemVerilog and UVM methodology, including developing environments from scratch. • Deep understanding of randomization, constraints, functional coverage, and assertions (SVA). • Hands-on experience in test planning, coverage analysis, and debugging of complex SoC designs. • Proficiency with industry-standard simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and waveform debugging. Preferred Skills and Experience: • Experience verifying networking ASICs or router datapath/control blocks, such as packet processing, forwarding engines, or fabric interfaces. • Familiarity with high-speed interconnects, buffers, or scheduling pipelines in large networking SoCs. • Exposure to emu

View the official posting →