Jobs / United States / Northrop Grumman Systems Corporation
Principal Electrical Engineer (FPGA Design Engineer)
Northrop Grumman Systems Corporation · 🇺🇸 United States-California-San Diego
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereThis employer posted directly and does not match a government sponsor register.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
- Confirmed live todayWhen a source last listed this job as open.
US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — Northrop Grumman Systems Corporation
This employer posted directly and does not match a government sponsor register.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Northrop Grumman Systems Corporation →
About the role
RELOCATION ASSISTANCE: Relocation assistance may be available CLEARANCE REQUIRED FOR START: No CLEARANCE TYPE: Secret TRAVEL: Yes, 10% of the Time Description At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history. Northrop Grumman Aeronautics Systems is seeking a Principal FPGA Design Engineer to support the Common Products Circuit Design organization in Rancho Bernardo, CA. As FPGA Design Engineer you will design, implement and verify HDL to manage I/O devices on embedded computers in a new avionics’ product line. In collaboration with the product architect, electrical designers, software engineers and systems engineers you will develop requirements, define HW/SW interfaces and determine verification approaches. You will establish integrated product development workflows, processes and tools to reduce time to market for our safety critical avionics designs. Essential Functions: FPGA Architecture & Design • Define FPGA architecture and logic design to support avionics computer functions • Translate system and board-level requirements to detailed FPGA requirements and design specifications • Collaborate with the Product Architect to partition system functionality between hardware, firmware and software HDL Coding & Implementation • Develop synthesizable HDL code for FPGA-based designs • Implement interfaces such as PCIe, SPI, I2C, UART, Ethernet and Serial • Simulation, Verification and Validation • Create comprehensive test benches and simulation environment to verify FPGA functionality • Perform functional, timing and synthesis-level simulations to ensure deterministic and reliable operation • Support hardware-in-the-loop and system-level integration testing with embedded processors and avionics systems • Participate in formal verification and validation activities Synthesis, Place & Route, and Timing Closure • Perform synthesis, implementation and timing closure using Vivado • Optimize resource utilization, power consumption, and performance through iterative design and analysis • Generate and review timing constraints to ensure reliable performance across all environmental conditions • Provide support in person and through documentation generation of findings and Basic Qualifications: • Bachelor’s degree in a STEM discipline with 5 years of related engineering experience; OR Master’s degree in a STEM discipline with 3 years of related experience; OR PhD in a STEM discipline with 1 year of related experience • Digital circuit design experience, including simulation & schematic capture through test and integration • Prior hands-on prototyping and debug experience testing complex digital subsystems, such as complex circuit card development involving FPGAs, and/or embedded processors, and/or high-speed interfaces • Experience with AMD FPGAs and the Vivado tool (or equivalent tools) • Experience with OVM/UVM Verification methodologies • Ability to obtain and maintain US Government Secret Clearance • Ability to obtain and maintain Program Access within a reasonable period of