Jobs / India / Astera Labs INC
Bengaluru, Karnataka, India
Apply on employer site ↗
Tailor my CV first
Source: Company careers site
Optional: we can tailor a CV and cover letter for this job from your real experience first (the first one is free).
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal: ask the recruiter.
- No government sponsor record hereNo government sponsor record covers this employer in this country.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- Can’t check pay against the visa rulesWe don’t have visa salary rules for this country yet.
- Confirmed live todayWhen a source last listed this job as open.
Details and sources
A verdict summarises public evidence. It is not legal advice and never a guarantee: the employer and the immigration authority decide. Sign in to factor in where you can already work.
Before you apply
Sponsorship unknown
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
These come from the posting’s own wording. Read the original listing to confirm. See better-fit alternatives →
About the role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com .
Lead Logic Design Engineer – UALink IP/Subsystem
Experience
6–10 years
Job Summary
Lead RTL and microarchitecture development for UALink-based IP/subsystems, focusing on high-bandwidth, low-latency data movement and scalable interconnect design.
Key Responsibilities
• Lead UALink IP/subsystem RTL development.
• Translate protocol requirements into detailed microarchitecture.
• Design high-performance control and data-path logic.
• Work on buffering, arbitration, flow control, ordering, and error handling.
• Develop and review SystemVerilog RTL.
• Drive performance, area, power, and latency optimization.
• Collaborate with verification, SoC integration, and physical design teams.
• Debug complex functional and integration issues.
• Review RTL and mentor engineers.
• Support silicon debug and issue resolution.
Required Skills
• Strong RTL and microarchitecture experience.
• Experience with high-speed interconnects.
• Strong understanding of data movement, flow control, arbitration, and buffering.
• Excellent SystemVerilog/Verilog skills.
• Experience with CDC, lint, synthesis, and timing.
• Strong debugging and technical leadership skills.
Preferred
• Direct UALink experience.
• Experience with PCIe, CXL, CHI, CCIX, Ethernet, or similar technologies.
• Experience with AI/accelerator or high-performance compute SoCs.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.