Jobs / China / Astera Labs INC
Principal Field Applications Engineer
Astera Labs INC · 🌍 Shanghai Shi, China
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereNo government sponsor record covers this employer in this country.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- Can’t check pay against the visa rulesWe don’t have visa salary rules for this country yet.
- Confirmed live todayWhen a source last listed this job as open.
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — Astera Labs INC
No government sponsor record covers this employer in this country.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Astera Labs INC →
About the role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Job Description As an Astera Labs Senior FAE, you will establish yourself as trusted technical advisor to the world’s leading cloud service providers, server and network OEMs by working with them to design solutions that use Astera Labs’ portfolio of connectivity products. In this role, you will need to identify and understand customer requirements, propose Astera Labs solutions that provide clear value to the customer and provide hands-on design-in support. You will drive innovation by gathering customer requirements, defining new products and working with some of the brightest engineers in the industry. Basic qualifications • BS in electrical engineering. Master’s degree in engineering is preferred. • Minimum of 8 years’ experience working with Cloud service providers and server OEM customers to design in complex SoC/silicon products for Server, Storage, and/or Networking applications. • Strong organization skills and ability to provide clear and condensed notes and actions. • Customer-oriented, Goal-driven, Self-motivated, be able to work independently and be able to travel frequently to customer sites • Fluent in Mandarin and English • Entrepreneurial, open-mind behavior and can-do attitude. Think and act with the customer in mind! Required experience • Hands-on, thorough knowledge of high-speed protocols like PCIe, Ethernet, Infiniband, DDR, NVMe, USB, etc. • Silicon/System bring-up and debug experience in customer systems. • Experience with lab equipment including protocol analyzers and oscilloscopes. • A strong background in high-speed board design techniques, and understanding of Data Center systems like Servers, JBOGs/JBODs, Networking switches/routers etc. • Intermediate level of proficiency in Python for automating system validation and link optimization. • Able to step through embedded firmware at the SerDes (SoC) or MCU level for debugging. Preferred experience • Strong working knowledge of a high speed interface at a physical layer level, associated standards, and debug. Most recent experience with 12G NRZ signaling at a minimum, some experience with 25G NRZ/56G PAM4 preferred. • Development, support, and experience with PCIe ICs. • Experience in embedded SW debug or development with firmware, drivers, and BIOS using PCIe technology • Working knowledge of software/firmware build environments, gcc/Make and GitHub. • Knowledge of simulation/modeling, schematic capture, and PCB layout tools from Cadence, Altium and others etc. • Knowledge of simulation tools such as Keysight ADS, Mathworks QCD, etc. for IBIS-AMI analysis. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.