Jobs / India / Astera Labs INC
Principal Logic Design Engineer - UALink IP/Subsystem
Astera Labs INC · 🌍 Bengaluru, Karnataka, India
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereNo government sponsor record covers this employer in this country.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- Can’t check pay against the visa rulesWe don’t have visa salary rules for this country yet.
- Confirmed live todayWhen a source last listed this job as open.
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — Astera Labs INC
No government sponsor record covers this employer in this country.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Astera Labs INC →
About the role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Principal Logic Design Engineer – UALink IP/Subsystem Experience 10–15 years Job Summary We are looking for a Principal Logic Design Engineer with strong expertise in high-performance interconnect and SoC/IP design to lead RTL and microarchitecture development for UALink-based IP/subsystems . Key Responsibilities • Lead architecture and RTL development for UALink IP/subsystems. • Translate protocol and system requirements into scalable hardware architecture. • Design high-bandwidth, low-latency data paths and control logic. • Develop robust mechanisms for flow control, ordering, buffering, arbitration, error handling, and reliability . • Define interfaces between UALink and other SoC/interconnect components. • Develop and review SystemVerilog RTL. • Drive design optimization for performance, power, area, and latency. • Work closely with verification, physical design, SoC integration, and firmware teams. • Review design specifications and contribute to architectural decisions. • Debug complex simulation and integration issues. • Provide technical leadership and mentorship. Required Skills • Strong experience in RTL and microarchitecture development . • Experience with high-speed interconnects and/or coherent fabrics. • Strong understanding of computer architecture, networking/interconnect concepts, and data movement. • Proficiency in SystemVerilog/Verilog. • Strong understanding of CDC, reset architecture, performance, and hardware design methodology. Preferred • Direct UALink experience. • Experience with PCIe, CXL, CCIX, CHI, Ethernet , or similar protocols. • Experience in AI/accelerator or high-performance compute systems. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.