Jobs / United States / Astera Labs INC
System Validation Engineer - All Levels (AI Fabric Switches)
Astera Labs INC · 🇺🇸 San Jose, California, United States
Sponsorship verdict
Sponsorship possible
One solid signal, not two — worth applying, and worth asking about sponsorship early.
- Employer is on a government sponsor recordThe US Department of Labor certified 63 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 10 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
- What Astera Labs INC paid sponsored hires in similar roles11 certified filings for “Tech Lead System Validation Engineer” (Industrial Engineers) in CA: $155k–$176k, median $170k. Most were filed at wage level IV (55%) — 4 lottery entries, ≈61% projected selection odds for cap-subject employers. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).
- Confirmed live todayWhen a source last listed this job as open.
US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Sponsor Radar — Astera Labs INC
The US Department of Labor certified 63 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 10 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Astera Labs INC →
About the role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . System Validation Engineer Role Overview Astera Labs is seeking System Validation Engineers to lead post-silicon bring-up and system validation for high-performance PCIe fabric switch products used in AI and cloud data centers. As part of the AI Fabric Engineering group, you will design and execute validation plans, automate data-centric test flows, drive root-cause investigations across silicon, firmware, hardware, and systems, and work directly with customers to validate real-world performance and interoperability. Based in San Jose, you will collaborate with cross-functional teams to certify products against demanding system requirements and prepare new silicon and platforms for customer integration and launch. This is an opportunity to help shape validation strategy, automation infrastructure, and debug methodologies for purpose-built connectivity solutions enabling rack-scale AI infrastructure. Success Looks Like • New silicon and platforms are brought up on schedule with reproducible validation results. • Automated test suites reduce manual effort and provide clear pass/fail, compliance, and performance metrics. • System issues are resolved rapidly through data-backed root-cause analysis, with strong technical communication and customer satisfaction during integration. Key Responsibilities Validation Planning & Strategy • Create comprehensive validation plans for AI fabric switch products covering functionality, performance, reliability, stress, and interoperability. • Translate customer and system requirements into measurable test objectives, coverage goals, and product certification criteria. • Contribute to PCIe compliance testing strategies and adapt consortium test cases for execution from x86 and ARM platforms. • Produce clear, data-driven validation reports, status updates, and specification-compliance assessments for internal stakeholders and customers. Silicon & System Bring-Up • Lead silicon and platform bring-up activities, verifying boot and runtime behavior on x86 and ARM systems. • Ensure timely readiness for customer engagements, product demonstrations, and product launches. • Debug complex issues across PCIe, NVMe, Ethernet, firmware, hardware, and system layers using protocol analyzers, logic analyzers, in-circuit debuggers, and CPU-based tool suites. • Design experiments to isolate unexpected behavior and drive root-cause resolution across silicon, firmware, hardware, software, and platform configuration. Test Automation & Infrastructure • Develop robust, repeatable Python automation for IC and board testing, with emphasis on execution efficiency, test orchestration, data collection, analysis, and automated reporting. • Build scalable validation infrastructure that supports repeatable experiments, clear pass/fail criteria, performance characterization, and regression coverage. • Improve validation workflows and debug tools to reduce manual effort and accelerate issue resolution. Customer & Cross-Functional Collaboratio