Jobs / Canada / Tenstorrent USA INC
Datacenter & Agentic AI Workload Performance Optimization Engineer
Tenstorrent USA INC · 🇨🇦 Santa Clara, California, United States; Toronto, Ontario, Canada
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereNo government sponsor record covers this employer in this country.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeCanada has no single salary bar: the employer usually needs a positive LMIA. Pay at or above the provincial median wage + 20% (e.g. C$36.92/h in Ontario) puts it in the high-wage stream. Source: https://www.canada.ca/en/employment-social-development/services/foreign-workers/median-wage.html, rules effective 2026-07-17.
- Confirmed live todayWhen a source last listed this job as open.
Canada: Express Entry no longer awards ranking points for job offers (since 25 Mar 2025); a job offer still counts toward Federal Skilled Worker eligibility.
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — Tenstorrent USA INC
No government sponsor record covers this employer in this country.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Tenstorrent USA INC →
About the role
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is looking for a Workload Performance Optimization Engineer to help optimize the software workloads that run on our next-generation RISC-V platforms. You’ll work across modern datacenter and agentic AI workloads—including Java, Python, PHP, Node.js, Lua, Go, and Rust—to identify performance bottlenecks and develop software, compiler, runtime, and hardware-aware optimizations that improve throughput, latency, and efficiency. This role sits at the intersection of software runtimes, compilers, CPU microarchitecture, and RISC-V silicon. You’ll bring up and tune major runtimes, profile real-world applications, investigate memory and concurrency behavior, and explore optimizations using RISC-V Vector/Matrix capabilities and custom instructions. You’ll also work with AI-assisted development and automated optimization workflows to accelerate the performance engineering process. Your work will directly influence both the RISC-V software ecosystem and the architecture of future Tenstorrent CPUs. This role is remote, based out of North America. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Who You Are • You’re a performance engineer who enjoys getting deep into runtimes, compilers, applications, and CPU microarchitecture to understand why software is fast—or slow. • You have hands-on experience optimizing software on RISC-V or another modern CPU architecture, with a strong understanding of the hardware/software boundary. • You’re comfortable profiling complex systems, finding bottlenecks, forming hypotheses, and iterating through optimizations using data. • You’re excited about emerging agentic AI development workflows and using AI tools to automate profiling, coding, benchmarking, and optimization. • You’re a strong technical collaborator who can work across compiler, runtime, systems software, hardware, and performance modeling teams. What We Need • Master’s or PhD in Computer Engineering, Electrical Engineering, Computer Science, or a related field, with strong experience in performance optimization, computer architecture, compilers, or systems software. • Hands-on experience with runtime or compiler optimization, such as OpenJDK/JIT, LLVM, GCC, V8, Python, or equivalent systems. • Strong understanding of CPU performance, memory hierarchies, concurrency, garbage collection, vector/SIMD optimization, and RISC-V architecture. • Expertise with performance profiling and analysis tools such as Linux perf, runtime profilers, QEMU, tracing tools, and performance modeling environments. • Strong programming skills in Java, Python, C/C++, and RISC-V assembly, with the ability to work effectively across multiple software layers. What You Will Learn • How to optimize modern software stacks from application and runtime all the way down to CPU microarchitecture and silicon. • How RISC-V Vector, Matrix, and custom ISA capabilities can be used to accelerate real-world datacenter and AI workloads. • How runtime, compi