Jobs / India / Axiado Corporation

Senior System Level Verification Engineer

Axiado Corporation · 🌍 Hyderabad, TS, IN

Sponsorship verdict

No sponsorship evidence yet

No government record and no wording either way. Not a refusal — ask the recruiter.

  • No government sponsor record hereNo government sponsor record covers this employer in this country.
  • The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
  • Can’t check pay against the visa rulesWe don’t have visa salary rules for this country yet.
  • Confirmed live todayWhen a source last listed this job as open.

A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.

Start free →

Or apply yourself on the official page →

Why not apply?

Sponsorship unknown

No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.

SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →

Sponsor Radar — Axiado Corporation

Sponsorship not verified for this country

No government sponsor record covers this employer in this country.

Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Axiado Corporation →

About the role

Design Verification Technical Team Lead position is your opportunity to join one of the industry’s leading companies in Smart Edge SoCs for network/systems control, management security systems, and IOT. You will be responsible for chip level verification of complex ARM based SOC HW, debugging, and ROM and FW bringup. Key Responsibilities • Develop SOC system level test environment for simulation and emulation, including log generation, backdoor configuration and device modeling • Develop testplan and tests, including error condition tests and stress tests • Run and debug tests in regressions, both in simulation and on emulator • Work with other teams in root-causing HW issues, and creating system level test cases for them • Validation ROM • Work with SW team in debugging device driver issues, and OS boots   • 7 years of DV or validation experience, and 5 years of system Level verification experience using C • Has worked through complete project cycle of an SOC ASIC chip • Thorough understanding of CPU and its debug architecture, as well as SOC system architecture • Proficient in programming and modeling typical SOC connected devices, such as JTAG, UART, SPI, I2C. • Proficient in testplanning, test case development using C, and self checking in such tests • Proficient in RTL debugging using waveform viewer • Mastery in C programming, and fluent in scripting languages such as Make, Python, Perl and shell script • Fluent in documentation and issue tracking using Confluence and Jira tools • Preferred experience in • Validation on emulation, FPGA and post-silicon • Complex IP interface validation of USB, Ethernet, PCIE, DDR • Using AI tools in testplanning, generation and debugging • Experience with SPDM, PLDM, MCTP protocols • Experience with Caliptra, Crypto/security APIs • Experience with bootloaders and platform firmware, including initialization, boot flows, reset handling, recovery, and firmware-update mechanisms. • Understanding of firmware authentication/signature verification, OTP provisioning

View the official posting →

Source: smartrecruiters First seen: 2026-10-15 Last confirmed: 2026-10-15 How our data works → Report this job

Similar opportunities