Principal System Power Management and Performance Architect

Start free →

Or apply yourself on the official page →

About the role

NVIDIA builds the silicon behind AI, accelerated computing, and graphics. Every watt of performance and every degree of thermal headroom traces back to decisions made in power, performance, and thermal architecture. We are the Silicon Co-Design Group (SCG). We identify, own, and drive system-level co-design ideas. We start with initial concepts and advance to product differentiation across NVIDIA's roadmap. We are hiring a Principal System Power Management and Performance Architect who operates at the ambiguous boundary where workload behavior, silicon capabilities, firmware policies, and platform constraints collide, and who turns that ambiguity into architecture that survives across multiple silicon generations. SCG scope spans architecture, design, software, operations, platforms, and productization. This role shapes system, platform, and data center features and behavior, and partners with teams across NVIDIA. What You'll Be Doing: The work here is rarely well-defined when it arrives. You will be given problems that appear to be performance gaps or power anomalies and encouraged to build a framework for solving them, not just tackle a single instance. • Define the multi-generation roadmap for system-level power and performance features, grounded in prototyping, use-case analysis, and cost/benefit trade-offs across segments. You will decide what problems are worth solving and why. • Own the architecture and integration strategy for HSIO power management, DVFS, P-states, and low-power features. Your decisions improve product performance, power, and reliability across product lines — not just the current program. • Lead system-level boot and IST architecture defining how power and clock domains initialize, sequence, and recover across complex multi-IP systems where the interaction space is large and the failure modes matter. • Drive power management strategy at datacenter scale, including rack-level power telemetry and platform state coordination in high-performance environments. • Identify and redesign system-level processes that break under new product requirements—boot/reset flows, low-power entry/exit sequences, and control-system policies across IPs. When a prior design no longer holds, you diagnose why and architect what comes next. • Serve as the multi-functional technical authority across architecture, ASIC, board/platform, and firmware teams. You improve the power-performance trade-offs by influencing decisions made by teams you do not control. What We Need to See: We are calibrating for candidates who can carry ambiguous product-level power and performance problems from concept through silicon correlation to release trade-off, and who can show the work! • BS or MS in EE/CE, or equivalent experience proven through the work itself • 15+ years of system architecture, development, and validation experience with a strong focus on power and performance-per-watt optimization in datacenter or high-performance platforms. • A verifiable history of guiding architecture decisions that shipped across multiple silicon programs. Be ready to walk through a case where you challenged a roadmap direction, explain your reasoning from first principles, and describe what changed. • Extensive knowledge of HSIO power management, DVFS, P-states, system boot flows, and low-power entry/exit architecture, including how they interact with IP, firmware, and platform layers. The expectation is not pattern-matching to prior solutions; it is knowing why the design space is built the way it is. • Strong fundamentals in low-power design, power management techniques, and rack-level performance architecture. Ways to stand out from the crowd: We are not looking for breadth of exposure. We are looking for depth of ownership in areas where the

View the official posting →