Jobs / United States / Intel Corporation

Intel Corporation

Module Development Engineer (Ph.D.) - Intel Foundry

US, Oregon, Hillsboro Posted today

Apply on employer site ↗ Tailor my CV first Source: Company careers site

Optional: we can tailor a CV and cover letter for this job from your real experience first (the first one is free).

Skills this job asks for

StatisticsGoogle AdsPythonC#

Add your CV (free) to see which of these your CV is missing.

Sponsorship verdict

Sponsorship possible

One solid signal, not two. Worth applying, and worth asking about sponsorship early.

  • Employer is on a government sponsor recordThe US Department of Labor certified 1,731 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first.
  • The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
  • No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area.
  • What Intel Corporation paid sponsored hires in similar roles287 certified filings for “Process Engineer” (Materials Engineers) in OR: $113k–$133k, median $133k.
  • Confirmed live todayWhen a source last listed this job as open.
Details and sources
Employer is on a government sponsor record
The US Department of Labor certified 1,731 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. Source: LCA disclosure data (US Department of Labor (OFLC)).
No salary bar for this route
H-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
What Intel Corporation paid sponsored hires in similar roles
287 certified filings for “Process Engineer” (Materials Engineers) in OR: $113k–$133k, median $133k. Most were filed at wage level III (87%) — 3 lottery entries, ≈46% projected selection odds for cap-subject employers. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).

US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).

A verdict summarises public evidence. It is not legal advice and never a guarantee: the employer and the immigration authority decide. Sign in to factor in where you can already work.

About the role

Job Details: Job Description: About the Role Intel Logic Technology Development (LTD) designs and scales the advanced semiconductor process technologies that power future generations of Intel architecture. As a Module Development Engineer , you will drive the development, optimization, characterization, and high-volume manufacturing (HVM) transfer of leading-edge semiconductor processes. • Patterning & Removal: Lithography, Overlay, Wet Etch, Dry/Plasma Etch, Chemical Mechanical Planarization (CMP). • Thin Films & Doping: Epitaxy (EPI), Thin-Film Deposition (ALD/CVD/PVD), Diffusion, Ion Implantation, Metals/Metallization, Dielectrics. • Metrology, Yield & Integration: In-line Metrology, FEOL/BEOL Process Integration, Defect Reduction, Yield Analysis, Electrical Characterization. Key Responsibilities ("What You Will Do") • Process & Hardware Engineering: Design, execute, and optimize experimental runs to advance semiconductor processes, equipment hardware, and new material capabilities. • Process Control & Data Analytics: Apply statistical modeling, Design of Experiments (DOE), and control systems (SPC, APC, Run-to-Run) to reduce variability, mitigate defects, and drive yield enhancement. • Cross-Functional & Vendor Collaboration: Partner with external tool/material suppliers and internal integration teams to co-develop cutting-edge equipment and process methodologies. • HVM Technology Transfer: Resolve equipment, process, and yield excursion root causes to ensure smooth, robust technology transfer from development into high-volume manufacturing. • Documentation & Technical Reporting: Document experimental findings, operating procedures, and technical recommendations through engineering reports and presentations. Qualifications: Candidates must meet the following criteria (relevant experience may be gained through academic coursework, laboratory research, thesis work, internships, post doc, or publications): Minimum Qualifications   • Education: Ph.D. in Electrical Engineering, Chemical Engineering, Materials Science & Engineering, Physics, Mechanical, Chemistry, or a related STEM field (expected completion prior to start date). • Hands-on Experience: 6+ months of experience with semiconductor fabrication, process development, device research, materials research, or related semiconductor technology, including one or more of the following: lithography (Litho)/overlay, epitaxy (EPI), wet etch, dry etch, thin-film deposition, diffusion, ion implantation, CMP/planarization, metals/metallization, dielectrics, metrology, process integration, yield, or electrical characterization.  Preferred Qualifications   • Environment & Tooling: 6+ months in a cleanroom or semiconductor research lab working directly with fabrication or analytical instrumentation (e.g., ALD, CVD, PVD, plasma etch, CD-SEM, TEM, AFM, spectroscopic ellipsometry).  • Data Science & Automation: 6+ months utilizing statistical methodologies (DOE, SPC) and engineering software/scripting languages (Python, MATLAB, JMP, C#, or equivalents) for data analysis and automation.  • Device Physics & Integration: Academic or research specialization in transistor architecture, advanced semiconductor materials, or FEOL/BEOL process integration.  • Technical Dissemination: Proven track record of presenting technical findings through dissertations, peer-reviewed publications, conference proceedings, patents, or white papers.  By applying to this posting your resume and profile will become visible to Intel Recruiters and will allow them to consider you for current and future job openings aligned with the skills and positions mentioned above.             Job Type: Shift: Shift 1 (United States of America) Primary Location: US, Oregon, Hillsboro Additional Locations:

Apply on employer site ↗