Skills this job asks for
NetworkingMachine learningCompliance
Add your CV (free) to see which of these your CV is missing.
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal: ask the recruiter.
-
?
No government sponsor record hereNo government sponsor record covers this employer in this country.
-
?
The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
-
?
Can’t check pay against the visa rulesWe don’t have visa salary rules for this country yet.
-
✓
Confirmed live todayWhen a source last listed this job as open.
Details and sources
A verdict summarises public evidence. It is not legal advice and never a guarantee: the employer and the immigration authority decide. Sign in to factor in where you can already work.
Before you apply
Sponsorship unknown
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
These come from the posting’s own wording. Read the original listing to confirm. See better-fit alternatives →
About the role
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
You’ll join Tenstorrent’s AI Hardware team in Belgrade, building the silicon behind Tenstorrent’s custom AI platform. As a Staff RTL Design Engineer, you will contribute to the development of next-generation AI hardware by implementing and optimizing micro-architectures, improving performance and power efficiency, and collaborating across hardware teams. This role offers the opportunity to work on challenging, high-impact designs in a fast-paced environment.
This role is hybrid, based out of Belgrade, Serbia.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.
Who You Are
• An engineer with a demonstrated depth in digital design and micro-architecture, and ability to make architectural decisions and solve novel problems with broad downstream impact..
• Demonstrated hands-on expertise and ownership of complex designs through RTL, verification, implementation, and silicon or post-silicon debug where applicable.
• Comfortable writing Verilog or SystemVerilog and interpreting synthesis and timing results.
• Track record of delivering complex ASIC or accelerator hardware, with experience in providing technical direction, mentoring engineers and raising design quality across the team.
What We Need
• Engineers who own a coherent technical area or subsystem, implement and refine its micro-architectural features, influence its architecture and interfaces, and guide related implementation work across multiple contributors or teams.
• Lead complex PPA trade-offs, make recommendations adopted across teams, and own the resulting technical outcome while balancing power, area, and frequency.
• Drive alignment across RTL, DV, performance, physical design, software, and architecture, resolve interface or dependency conflicts, and establish a clear technical path forward.
• Identify ambiguous or novel failure modes, coordinate root-cause analysis across teams, anticipate downstream impact, and drive corrective action through validation closure
• Provide technical direction and mentorship to engineers, establish reusable design practices, review standards, and methodologies that improve quality and execution, and represent the team in architecture and cross-functional reviews, clearly communicating trade-offs, risks, and recommendations.
What You Will Learn
• Techniques for developing high-performance RTL targeting AI and ML workloads.
• How power, performance, and area are balanced across design, verification, and physical implementation.
• Tools and methods used to evaluate design trade-offs and optimize compute architectures.
• What it takes to ship production-grade silicon that supports next-generation AI systems.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administrati
Apply on employer site ↗