Jobs / United States / Nvidia Corporation

Nvidia Corporation

Senior DFT ATPG Engineer

2 Locations Posted today

Apply on employer site ↗ Tailor my CV first Source: Company careers site

Optional: we can tailor a CV and cover letter for this job from your real experience first (the first one is free).

Sponsorship verdict

Sponsorship possible

One solid signal, not two. Worth applying, and worth asking about sponsorship early.

  • Employer is on a government sponsor recordThe US Department of Labor certified 2,374 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first.
  • The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
  • No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area.
  • What Nvidia Corporation paid sponsored hires in similar roles701 certified filings for “Engineer Senior Systems Software” (Software Developers) in CA: $173k–$214k, median $190k.
  • Confirmed live todayWhen a source last listed this job as open.
Details and sources
Employer is on a government sponsor record
The US Department of Labor certified 2,374 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. Source: LCA disclosure data (US Department of Labor (OFLC)).
No salary bar for this route
H-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
What Nvidia Corporation paid sponsored hires in similar roles
701 certified filings for “Engineer Senior Systems Software” (Software Developers) in CA: $173k–$214k, median $190k. Most were filed at wage level IV (82%) — 4 lottery entries, ≈61% projected selection odds for cap-subject employers. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).

US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).

A verdict summarises public evidence. It is not legal advice and never a guarantee: the employer and the immigration authority decide. Sign in to factor in where you can already work.

About the role

Are you passionate about working on a team that is at the cutting and bleeding edge of hardware technology? Our Design-for-Test Engineering team at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture,   verification   and post-silicon validation on some of the industry's most sophisticated semiconductor chips. We are looking for an experienced DFT Engineer to join the ATPG team. The position includes taking part in development of the next   generation   DFT technologies and working closely with a wide range of   our groups and aspects - chip design, backend, verification, and production testing.     Working on the most advanced technologies and complex products, our DFT   solution   are unique and innovative internal developments, and we are continuously improving and evolving the solution to meet the challenging goals. If you find groundbreaking   Technologies, and next generation products interesting, then this is the team for you. Take   opportunity   to join our team for an exciting and educational environment, where every individual has significant contribution to our products and achievements!     What   you’ll   be doing:   • You will   be in charge of   state of the art   Design for Test/ATPG flows and implementation   • Take full ATPG ownership end to end on a project, from Arch & planning to pattern generation, verification and post Silicon bring up and diagnosis.   • Inventing and   maintaining   automation flows that provide the short test time to production     What we need to see:   • 5+ years of hands on DFT/ATPG experience knowledge & technical experience in DFT ASIC Design and in ATPG tools   • Experience in Mentor   TestKompress   ATPG tool and retargeting flow   • Strong programming skills in scripting languages   • BSc. in Electrical Engineering or Computer engineering   • Quick learner, proactive and self-motivated, eager to learn and contribute, sense or ownership, commitment, and responsibility     Ways to stand out from the crowd:   • Knowledge of DFT including scan, BIST, on-chip scan compression, fault models, ATPG, and fault simulation   • Programming languages: TCL, PRL, Phyton & Unix shell scripts   • Experience with ATE and Silicon bring-up     NVIDIA is widely considered to be one of   the technology   world’s most desirable employers. We have some of the most brilliant and talented people in the world working for us. If   you're   creative and autonomous, we want to hear from you! You will have the opportunity to work on some of the most incredible products on the market today.

Apply on employer site ↗