Jobs / United States / Renesas Electronics America INC

Renesas Electronics America INC

Staff Defect Metrology AI/ML Engineer

Goleta, CALIFORNIA, US Posted today $120,000 - $160,000

Apply on employer site ↗ Tailor my CV first Source: Company careers site

Optional: we can tailor a CV and cover letter for this job from your real experience first (the first one is free).

Skills this job asks for

Machine learningLeadershipPythonSQLExcelStatisticsPyTorchTensorFlowData engineeringTax

Add your CV (free) to see which of these your CV is missing.

Sponsorship verdict

Posting rules out sponsorship

The posting rules out sponsorship or requires citizenship or security clearance.

  • Employer is on a government sponsor recordThe US Department of Labor certified 56 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first.
  • The posting says it won’t sponsorIts own wording says sponsorship is unavailable.
  • No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area.
  • What Renesas Electronics America INC paid sponsored hires in similar roles1 certified filing for “Sr.
  • Confirmed live todayWhen a source last listed this job as open.
Details and sources
Employer is on a government sponsor record
The US Department of Labor certified 56 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. Source: LCA disclosure data (US Department of Labor (OFLC)).
No salary bar for this route
H-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
What Renesas Electronics America INC paid sponsored hires in similar roles
1 certified filing for “Sr. Engineer, SoC ML Ops Engineering” (Software Quality Assurance Analysts and Testers) in CA: $188k–$188k, median $188k. Most were filed at wage level III (100%) — 3 lottery entries, ≈46% projected selection odds for cap-subject employers. The pay stated here ($120,000 - $160,000) is below what this employer usually pays sponsored hires for this role. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).

US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).

A verdict summarises public evidence. It is not legal advice and never a guarantee: the employer and the immigration authority decide. Sign in to factor in where you can already work.

Before you apply

Likely skip

The posting states sponsorship is unavailable. Applying is unlikely to lead anywhere if you need sponsorship.

These come from the posting’s own wording. Read the original listing to confirm. See better-fit alternatives →

About the role

We are seeking a highly motivated Staff Engineer, Defect Metrology to join our MOCVD team. This role will provide technical leadership in semiconductor defect inspection, data analytics, and development of advanced defect detection and classification capabilities. The ideal candidate combines hands-on semiconductor metrology experience with strong skills in Python, data analysis, image processing, and AI/ML to improve product quality, process control, and manufacturing yield. Key Responsibilities: • Develop image-processing algorithms and AI/ML models to detect, classify, and quantify semiconductor defects such as particles, pits, and scratches. • Analyze large datasets from wafer inspection, metrology, and MOCVD processes to identify trends, correlations, anomalies, and root causes. • Develop automated analysis and visualization workflows using Python, SQL, JMP, Excel, and related tools. • Correlate incoming substrate defects with epitaxial defects and develop data-driven methods for substrate quality screening. • Integrate defect, process, equipment, and wafer-level data to improve understanding of defect mechanisms and yield drivers. • Partner with process, equipment, and development engineers to correlate defect excursions with process changes and equipment events. • Improve inspection methodologies, algorithms, calibrations, statistical metrics, and defect classification strategies. • Ensure the accuracy, repeatability, and integrity of defect metrology systems and associated data. • Apply DOE, SPC, statistical modeling, and data visualization to support process improvement. • Communicate technical findings and actionable recommendations to engineering teams, management, vendors, and customers. Required  • BS with 5+ years, MS with 3+ years, or PhD in Engineering, Science, Data Science, Computer Science, or a related field. • Experience in semiconductor defect inspection, metrology, yield engineering, manufacturing analytics, image analysis, or a related area. • Strong data analysis and programming skills, preferably with Python and SQL. • Experience applying AI/ML, computer vision, statistical learning, or advanced analytics to engineering problems. • Experience working with large datasets, including data extraction, manipulation, statistical analysis, visualization, and correlation. • Familiarity with tools/libraries such as pandas, NumPy, scikit-learn, OpenCV, PyTorch, or TensorFlow is desirable. • Strong organizational skills, attention to detail, and demonstrated analytical and problem-solving capabilities. • Strong teamwork and collaboration skills, with the ability to work effectively across process, equipment, manufacturing, development, and data/IT functions. Preferred  • Experience with AI/ML-based wafer defect detection or classification. • Experience developing automated data pipelines, dashboards, or manufacturing analytics tools. • Experience with optical wafer inspection systems such as KLA Candela or Nanotronics. • Knowledge of semiconductor materials, epitaxial growth, and materials characterization. • Experience with DOE, SPC, process capability, and statistical modeling. • Familiarity with cleanroom protocols and semiconductor wafer handling. Applicants for this position must be currently authorized to work in the United States on a full-time basis. Renesas is unable to sponsor applicants for work visas for this position The expected annual pay range for this position is $120,000 - $160,000. This position is also eligible for bonus opportunities. Please note that final offer amount will be dependent on geographic location, applicable experience, and skillset of the candidate. Renesas offers a full range of elective benefits including medical, health savings account (with applicab

Apply on employer site ↗