Staff FPGA Digital Engineer - 5

Start free →

Or apply yourself on the official page →

About the role

RELOCATION ASSISTANCE: Relocation assistance may be available CLEARANCE REQUIRED FOR START: Yes CLEARANCE TYPE: Secret TRAVEL: Yes, 10% of the Time Description At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history. Northrop Grumman Space Systems is looking for a   Staff   FPGA   Digital   Engineer   to   s upport the Electro - Optic s   (EO)   Group   within   the Launch Vehicles   business unit   in   Chandler, Arizona.     As a Staff FPGA design engineer, you will apply advanced understanding and wide application of FPGA engineering principles, including mastery of methods and tools available for solving complex technical challenges. You will work closely with senior staff , ju nior staff ,   and   cross-disciplinary teams (hardware, algorithms, and software)   to p rovide technical solutions to a wide range of complex problems.   The ideal candidate excels in fast-paced, collaborative environments and is comfortable managing multiple diverse assignments.     Responsibilities :   • Lead resolution of design and integration challenges, drawing on advanced technical knowledge and wide application across disciplines.   • Develop and execute high-level test benches to verify FPGA designs for functional correctness and timing requirements, managing configuration of multiple FPGA bitstream builds.   • Generate, verify, and integrate IO and image processing HDL modules, including functions definitions, HDL coding, module-level simulation, and integration with device architecture.   • Ensure compliance with internal design standards throughout the development lifecycle and mentor   less experienced   engineers.   • Prepare, present, and maintain comprehensive design documentation including schematics, simulation results, and verification reports.   • Stay abreast of evolving FPGA technologies, tools, and industry methodologies, demonstrating   mastery in methods and tools available for addressing technical issues.     Basic   Qualifications:   • Bachelor’s degree in   Electrical Engineering, Computer Engineering ,   or related discipline from an accredited university and   12   years of relevant experience; or a Master’s degree and   10   years of experience; or a PhD and   8   year s   of experience.   • Ability to obtain a U.S. Government Department of Defense (DoD) Secret security clearance at the time of application.   • Advanced background i n FPGA/SoC design,   with mastery in complex firmware development   using VHDL (preferred) or Verilog .   • Extensive   experience with AMD   Xilinx   FPGAs and SoCs , with proficiency in managing   design constraints (timing, power, I/O) and performing static timing analysis to achieve critical performance targets .   • Advanced proficiency   in development, verification, and debugging of   MOSA interfaces/buses (Ethernet, PCIe , AXI4, UART, and SDLC)   • Mastery   with simulation tools (Questa / ModelSim ) and hardware debugging tools (logic analyzers, oscilloscopes).   • Strong experience c reating and executing verification plans using simulati

View the official posting →