Jobs / United States / Intel Corporation
SoC Power Thermal Performance Val & Opt Engineer (Contract)
Intel Corporation · 🇺🇸 2 Locations
Sponsorship verdict
Sponsorship possible
One solid signal, not two — worth applying, and worth asking about sponsorship early.
- Employer is on a government sponsor recordThe US Department of Labor certified 1,731 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 1,112 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
- What Intel Corporation paid sponsored hires in similar roles11 certified filings for “SoC Design Engineer” (Architectural and Engineering Managers) in TX: $160k–$224k, median $192k. Most were filed at wage level II (36%) — 2 lottery entries, ≈31% projected selection odds for cap-subject employers. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).
- Confirmed live todayWhen a source last listed this job as open.
US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Sponsor Radar — Intel Corporation
The US Department of Labor certified 1,731 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 1,112 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Intel Corporation →
About the role
Job Details: Job Description: The Role and Impact Are you passionate about technology and eager to make a tangible impact in a dynamic and collaborative environment? In this role, you will contribute to the development, testing, and validation of cutting-edge technologies designed to shape the future of data centers. Your day-to-day work will involve technical problem-solving, analyze complex systems, and ensure seamless system correlation to drive efficiency and innovation. Please consider that this is an Intel contract position (3 years). Business group You will be joining Intel's Data Center Group (DCG), a team dedicated to advancing data-centric technologies and solutions that power the world's digital infrastructure. The group focuses on delivering high-performance capabilities, scalability, and innovations to enable businesses and industries to thrive in an increasingly connected world. As part of DCG, you will collaborate with experts in system design and simulation to enhance critical technologies supporting Intel's broader mission to shape the future of computing and connectivity. Responsibilities will include but are not limited to: • Develop and execute SoC-level power, thermal, and performance validation and optimization plan across Intel products. • Collaborate with architecture, design, firmware, and software teams to ensure power, thermal, and performance meet competitive targets and specifications. • Establish and execute methodologies for validating hardware/software optimizations and ensure alignment with business KPIs. • Perform SoC-level debug to identify root causes and resolve functional and triage failures related to power, thermal, and performance. • Configure and set up data loggers to collect and analyze thermal data. • Develop and maintain validation infrastructure, including performance monitors, behavioral checkers, and testing environments. • Produce comprehensive validation reports summarizing activities and results and communicate findings effectively to relevant teams. • Drive continuous improvements to validation strategies, methodologies, and processes. A successful candidate should possess the following behavioral traits : • Strong analytical and problem-solving aptitude. • Effective communication and documentation skills for cross-functional collaboration. • Wiling to work across teams in multi-faceted groups (architecture, design, verification, firmware, software, and platform teams). Qualifications: Minimum Qualifications, you must possess the below minimum qualifications to be initially considered for this position. • Bachelors in electrical, Computer Engineering, or related field • 3+ years of experience in SoC power and performance validation. • 3+ years of experience in Pre-Si simulation and emulation. • 3+ years of experience developing and / or optimization of power/performance KPI's. • Technical Skills (2+ Years of experience in each): • • Debugging experience for SoC-level power, thermal, and performance failures. • Knowledge of hardware/software optimizations for power and performance. • Experience of silicon verification, test program development and test plan execution. • Knowledge of RTL language, in-circuit emulation and FPGA fast prototyping is an advantage. • Experience with Python Programming language . This position is not eligible for Intel immigration sponsorship. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. • Graduate degree (Masters or PhD). • 2+ years' experience in SoC FPGA/Emulation function. • 2+ years' experience with System (SoC) level debug • 1+ year experience in Pre-Si functional design, validation, and/or HW/FW/SW integrat