Jobs / United States / Astera Labs INC
Principal / Senior Principal Design Verification Engineer- CXL / PCIe / Ethernet
Astera Labs INC · 🇺🇸 San Jose, California, United States
Sponsorship verdict
Sponsorship possible
One solid signal, not two — worth applying, and worth asking about sponsorship early.
- Employer is on a government sponsor recordThe US Department of Labor certified 63 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 10 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
- What Astera Labs INC paid sponsored hires in similar roles14 certified filings for “Tech Lead Design Verification Engineer” (Electrical Engineers) in CA: $160k–$218k, median $206k. Most were filed at wage level IV (70%) — 4 lottery entries, ≈61% projected selection odds for cap-subject employers. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).
- Confirmed live todayWhen a source last listed this job as open.
US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Sponsor Radar — Astera Labs INC
The US Department of Labor certified 63 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 10 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Astera Labs INC →
About the role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Principal / Senior Principal Design Verification Engineer – CXL / PCIe / Ethernet: Role Overview We are seeking an experienced Principal / Senior Principal Design Verification Engineer to lead the verification of next-generation connectivity IPs and SoCs powering AI and cloud infrastructure. This is a highly visible technical leadership role where you will define verification strategies, drive methodology improvements, mentor engineering teams, and collaborate across architecture, RTL, firmware, validation, and silicon teams to ensure first-pass silicon success. The ideal candidate is passionate about building world-class verification environments, has deep expertise in protocol verification, and enjoys solving complex architectural challenges. Key Responsibilities Technical Leadership • Lead the verification strategy for complex IPs and SoC subsystems from architecture through silicon. • Define verification methodologies, reusable verification frameworks, and best practices across multiple programs. • Drive verification planning, execution, coverage closure, and sign-off. • Identify verification risks early and proactively drive mitigation plans. • Lead technical reviews including architecture, RTL, verification, and tape-out readiness reviews. Design Verification • Architect and develop scalable UVM/System Verilog verification environments. • Develop constrained-random, coverage-driven verification methodologies. • Design scoreboards, protocol monitors, checkers, assertions (SVA), and functional coverage models. • Debug complex RTL, protocol, timing, and integration issues. • Drive regression planning, automation, and continuous integration improvements. • Develop reusable VIP and verification infrastructure across multiple product lines. Protocol Verification Lead verification efforts involving one or more of: • Compute Express Link (CXL 2.x / 3.x) • PCI Express (Gen4/Gen5/Gen6) • Ethernet (10G–800G) • AXI, APB, AHB • High-speed SerDes interfaces • Memory interfaces including DDR/LPDDR/HBM (preferred) Cross-Functional Collaboration • Work closely with Architecture teams to influence design for verification. • Partner with RTL designers during implementation and debug. • Collaborate with Firmware, Emulation, FPGA, Post-Silicon Validation, and System Engineering teams. • Support customer issue analysis and silicon bring-up when required. Technical Mentorship • Mentor and coach verification engineers across multiple experience levels. • Establish verification standards and engineering excellence across the organization. • Drive innovation in automation, verification productivity, and quality metrics. Required Qualifications • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field. • Minimum10+ years (Principal) or 15+ years (Senior Principal) of experience in Design Verification. • Strong expertise in System Verilog and UVM. • Extensive experience in verificat