Jobs / India / Astera Labs INC
Tech Lead– Verification Methodology/CAD
Astera Labs INC · 🌍 Bengaluru, Karnataka, India
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereNo government sponsor record covers this employer in this country.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- Can’t check pay against the visa rulesWe don’t have visa salary rules for this country yet.
- Confirmed live todayWhen a source last listed this job as open.
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — Astera Labs INC
No government sponsor record covers this employer in this country.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Astera Labs INC →
About the role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . TechLead– Verification Methodology / CAD / Automation Engineer Experience - 6–12 years Job Summary We are looking for a Tech Lead – Verification Methodology/CAD/Automation Engineer to drive verification infrastructure, methodology, automation, and productivity across IP and SoC verification teams. The candidate will build scalable verification frameworks, automate verification workflows, improve regression infrastructure, and partner with design verification teams to establish efficient and reusable methodologies. Key Responsibilities • Own and drive verification methodology and infrastructure across projects. • Develop scalable frameworks for simulation, regression, coverage, debug, and verification signoff. • Build and maintain verification CAD/automation flows . • Develop automation scripts and tools using Python, Tcl, Perl, Shell , and/or C++. • Automate test generation, compilation, regression execution, result collection, coverage analysis, and reporting. • Develop infrastructure for large-scale UVM/SystemVerilog verification environments . • Improve simulation and regression turnaround time through parallelization and optimization. • Integrate simulation, lint, CDC/RDC, formal, coverage, and other verification tools into common workflows. • Develop dashboards and metrics for verification quality, coverage, regression health, and project status. • Debug infrastructure and tool-flow issues and provide rapid support to verification teams. • Establish reusable verification components, scripts, libraries, and methodology guidelines. • Drive adoption of best practices across multiple verification teams. • Evaluate new verification technologies and tools and recommend improvements. • Work closely with EDA vendors to troubleshoot tool issues and improve flows. • Support migration and integration of new EDA tool versions and methodologies. • Develop documentation and training for verification teams. • Mentor verification CAD/methodology engineers and provide technical leadership. Required Technical Skills • Strong experience in verification methodology, CAD, and automation . • Strong programming/scripting skills in Python, Tcl, Perl, Shell , and preferably C/C++. • Strong understanding of SystemVerilog/UVM . • Experience with simulation tools such as VCS, Xcelium, Questa , or equivalent. • Experience building and maintaining regression infrastructure. • Strong knowledge of coverage collection and analysis. • Understanding of verification flows including: • Simulation • UVM • Lint • CDC/RDC • Formal • Code/functional coverage • Regression • Debug • Strong Linux/Unix environment experience. • Excellent automation and problem-solving skills. Preferred Experience • Experience with large-scale SoC/IP verification environments . • Experience integrating multiple EDA tools into a unified verification flow. • Experience with CI/CD infrastructure such as Jenkins, GitLab CI, or equivalent . • Experience with distributed/parallel reg