Jobs / United States / Hewlett Packard Enterprise Company

Hewlett Packard Enterprise Company

FPGA Design Engineer

2 Locations Posted today

Apply on employer site ↗ Tailor my CV first Source: Company careers site

Optional: we can tailor a CV and cover letter for this job from your real experience first (the first one is free).

Sponsorship verdict

Sponsorship possible

One solid signal, not two. Worth applying, and worth asking about sponsorship early.

  • Employer is on a government sponsor recordThe US Department of Labor certified 486 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first.
  • The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
  • No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area.
  • What Hewlett Packard Enterprise Company paid sponsored hires in similar roles59 certified filings for “Systems/Software Engineer III” (Software Developers) in CA: $149k–$206k, median $183k.
  • Confirmed live todayWhen a source last listed this job as open.
Details and sources
Employer is on a government sponsor record
The US Department of Labor certified 486 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. Source: LCA disclosure data (US Department of Labor (OFLC)).
No salary bar for this route
H-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
What Hewlett Packard Enterprise Company paid sponsored hires in similar roles
59 certified filings for “Systems/Software Engineer III” (Software Developers) in CA: $149k–$206k, median $183k. Most were filed at wage level II (43%) — 2 lottery entries, ≈31% projected selection odds for cap-subject employers. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).

US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).

A verdict summarises public evidence. It is not legal advice and never a guarantee: the employer and the immigration authority decide. Sign in to factor in where you can already work.

About the role

FPGA Design Engineer    This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE. Job Description: Responsibilities • Develop RTL for Xilinx (AMD) FPGA and/or Lattice CPLD designs • Selection of appropriate parts for designs weighing against numerous criteria such as cost, complexity, longevity, expandability, etc. • Design of hardware controls & knowledge in sequencing power, control and monitoring LSI and ASIC devices within compute, switch or storage board designs • Perform simulation, design, synthesis and timing validation in Verilog RTL • Creating IP for interface controllers, functionality as needed • Conduct reviews of your designs with the design and operations teams, and contribute to team schematic design reviews per HPE’s product design, development, and release processes • Generate programming models and work with firmware engineers on driver development • Work closely with board engineers for bring-up and testing of printed circuit assemblies • Lead or support debug of development and field issues. Track and document issue discovery, investigation plans/results, issue resolution, and issue closure in issue tracking data bases • Work with HPE partners and vendors to define requirements, support co-development or debug efforts • Work with FPGA vendors to understand roadmaps as well as new IP developments Education and Experience • Bachelor's or Master's degree in Electrical Engineering. • 4 or more years experience writing RTL for FPGAs for complex compute boards and/or ASIC designs • Experience with BMC controllers, management interfaces for various CPU or GPU types, hardware management using I2C, SMBUS, JTAG, SPI, LPC, Wishbone, eSPI, PCIe, Ethernet, etc. protocols is desired • Knowledge of server grade x86 and/or ARM and/or GPU processors is desired • Experience with Xilinx Spartan 6, Spartan 7, Artix 7 families desired Knowledge and Skills • Ability to read and understand complex digital board schematics is required • Ability to work independently and within design teams on multiple projects • Ability to use lab equipment, scopes and analyzers, to debug complex problems • Ability to work successfully with engineers across all geos to meet design requirements and schedules • Excellent written and verbal communication skills • Some travel may be required Accessibility HPE is committed to creating an inclusive and accessible workplace and encourages applications from all qualified individuals, including those with disabilities. If you believe you require accommodation during any stage of the application or interview process, please submit your request by completing our secure form linked here . Note: This option is reserved for applicants needing assistance/reasonable accommodation related to a disability. What We Can Offer You: Health & Wellbeing We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing. Personal & Professional Development

Apply on employer site ↗