GPU IP Lead Emulation Model Build Engineer

Start free →

Or apply yourself on the official page →

About the role

Job Details: Job Description: Standalone drives and builds functional Emulation model environment using graphics logic components, including 3D graphics, media for various media IP's, Maintains and improves existing functional verification infrastructure and methodology. Participates in the definition of verification infrastructure and related TFMs needed for functional design builds. works with different EDA vendors to enhance emulation model builds. Qualifications: Minimum Qualifications: • Master's degree in a relevant field (e.g., Electronics, Computer Science, Embedded Systems) with 8-15 years of hands-on experience in pre- silicon Emulation model builds using different vendor platforms. • Knowledge of emulation model builds and releases and/or ability to perform analysis on the emulation model performance and size. Ability to experiment with various techniques and solutions to reduce model size in situations where RTL constructs lead to unwanted size increase such memory structure implemented as registers • Knowledge of and ability to use emulators (e.g., ZeBu, Palladium, Veloce or FPGA) that create and run virtual machines to develop and implement test plans, create test scenarios, and validate IPs/SoCs on emulation platforms. Ability to use emulation software suites including Maestro, Metro-Maestro, and Supercollider. • Ability to understand what emulation is, differences between emulation and other pre-silicon platforms, procs and cons, various usages, and latest emulation industry trend. Ability to use emulation models for RTL verification, FW-HW co-verification, and performance validation. • Knowledge of emulation model builds and releases and/or ability to perform analysis on the emulation model performance and size. Ability to experiment with various techniques and solutions to reduce model size in situations where RTL constructs lead to unwanted size increase such memory structure implemented as registers. • Ability to design, develop, understand, and optimize test environments such as stress stimuli and trackers to validate and verify products, components, and systems. • Ability to architect and implement an IP test environment (checkers, monitors, test infrastructure, VC) to meet the requirements of IP/SoC including expertise in Verdi, VCS, and UVM/OVM • Knowledge of digital basic building blocks (including combinatorial/sequential design, finite state machines, registers, counters), • Ability to make commitments through clear, prioritized goals and high-quality decisions, assume responsibility for outcomes, and predictably execute and meet those commitments over time. Ability to overcome challenges, recover from setbacks, and adapt and adjust course as needed based on data to achieve desired results for the team, customers, and Intel. Consistently uses Intel's enterprise standards for goal setting, decision making, and meeting practices to move work forward rapidly and effectively. • Knowledge of tools and flows used to validate an IP and handoff to SoC. • Ability to identify and diagnose a problem, to propose, implement, and test solutions, and to drive effective and sustainable solutions across unique situations. • Knowledge of validation processes including HSD-ES, DCCB (APM), and Gatekeeper management. • Working knowledge of scripting languages, including Python, Perl, or Ruby. • Demonstrated problem-solving, debugging, and technical analysis skills. Preferred Qualifications: - Understanding of media industry trends and technologies. - Strong communication and teamwork skills to drive collaboration across technical teams. Take the next step in your career by joining Intel's team of experts dedicated to pushing the boundaries of technology. Your contributions will help shape the future of computing, and w

View the official posting →