Jobs / United States / ionq
Senior FPGA Verification Engineer
ionq · 🇺🇸 Oxford
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereThis employer posted directly and does not match a government sponsor register.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
- Confirmed live todayWhen a source last listed this job as open.
US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — ionq
This employer posted directly and does not match a government sponsor register.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for ionq →
About the role
About IonQ: IonQ, Inc . [NYSE: IONQ] is the world’s leading quantum platform and merchant supplier - delivering integrated quantum solutions across computing, networking, sensing, and security. IonQ’s newest generation of quantum computers, the IonQ Tempo, is the latest in a line of cutting-edge systems that have been helping customers and partners including Amazon Web Services, and AstraZeneca achieve 20x performance results and accelerate innovation in drug discovery, materials science, financial modeling, logistics, cybersecurity, and defense. In 2025, the company achieved 99.99% two-qubit gate fidelity, setting a world record in quantum computing performance . Headquartered in College Park, Maryland, IonQ has operations in California, Colorado, Massachusetts, Tennessee, Washington, Italy, South Korea, Sweden, Switzerland, Canada, and the United Kingdom. Our quantum computing services are available through all major cloud providers, while we also meet the needs of networking and sensing customers across land, sea, air, and space. IonQ is making quantum platforms more accessible and impactful than ever before. What to expect: We are looking for a Senior FPGA Verification Engineer to join our FPGA Team at IonQ. In this role, you will be responsible for supporting the FPGA team with verification test benches, contributing to the team’s mission of delivering the best in class control systems. You’ll play an important part in shaping hardware and RTL that support our work in building the world’s most advanced quantum systems. You will collaborate closely with cross-functional partners to ensure our control systems meet the highest standards of reliability and performance. What you'll be responsible for: In this position, you will work on design and implementing FPGA test and simulation best practices, supporting the effective delivery of reliable and verified quantum control systems. You’ll have the opportunity to own, architect, and develop critical simulation infrastructure, contributing directly to the success of the FPGA team. Key responsibilities include: • Architect, develop, and maintain advanced UVM/SystemVerilog verification environments for complex FPGA designs. • Define and execute comprehensive verification plans, including constrained-random testing, functional coverage, and code coverage analysis. • Collaborate with RTL design engineers to debug issues, identify root causes, and ensure high-quality design implementation. • Develop and maintain automated regression suites and continuous integration pipelines to ensure design stability throughout the development lifecycle. Requirements: To be successful, you will need 4-6 years of professional experience in FPGA verification and a Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field. We’re looking for someone who can effectively gather requirements, translate technical specifications into robust verification strategies, and work collaboratively across design teams to ensure high-quality outcomes. You’d be a great fit with: • Strong proficiency in SystemVerilog and UVM for architecting advanced verification environments. • Experience using Python for test automation and scripting. • Demonstrated ability to lead requirements gathering and define verification plans for complex designs. • Excellent debugging skills and a proactive approach to solving technical challenges. Benefits Be part of a team that’s shaping the future of quantum. We offer more than just a role, you’ll join a world-class community of scientists, engineers and innovators working to unlock the full potential of quantum computing. We offer a range of benefits, including opportunities to further your career alongside industry leaders, a competitive salar