Jobs / Canada / Astera Labs INC
Sr. Principal Program Manager, ASIC Design
Astera Labs INC · 🇨🇦 Toronto, Ontario, Canada
Sponsorship verdict
No sponsorship evidence yet
No government record and no wording either way. Not a refusal — ask the recruiter.
- No government sponsor record hereNo government sponsor record covers this employer in this country.
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeCanada has no single salary bar: the employer usually needs a positive LMIA. Pay at or above the provincial median wage + 20% (e.g. C$36.92/h in Ontario) puts it in the high-wage stream. Source: https://www.canada.ca/en/employment-social-development/services/foreign-workers/median-wage.html, rules effective 2026-07-17.
- Confirmed live todayWhen a source last listed this job as open.
Canada: Express Entry no longer awards ranking points for job offers (since 25 Mar 2025); a job offer still counts toward Federal Skilled Worker eligibility.
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Why not apply?
No register record and no sponsorship wording in the posting. Worth asking the employer before investing significant time.
SponsorApply flags time-wasters so your applications go where they can land. These come from the posting's own wording — read the original listing to confirm. See better-fit alternatives →
Sponsor Radar — Astera Labs INC
No government sponsor record covers this employer in this country.
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Astera Labs INC →
About the role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com . Role Overview As a Sr. Principal Program Manager, ASIC Design at Astera Labs, you will own the cross-functional execution framework for advanced ASIC programs from early planning through tapeout. You will drive milestones, dependencies, execution reviews, decision-making forums, risk management, and tapeout readiness across multiple engineering teams. You will partner closely with architecture, RTL design, functional verification, emulation, DFT, synthesis, physical design, CAD, IP, product management, engineering leadership, and external partners. This is a high-impact role for a technical program leader who can operate in a fast-moving environment, manage ambiguity, drive accountability, and establish scalable execution practices across complex silicon development programs. Key Responsibilities • Program Execution & Planning • Lead pre-silicon execution of complex ASIC and subsystem programs from concept through tapeout. • Own program plans, schedules, milestones, dependencies, risk registers, dashboards, and executive-level status reporting. • Drive pre-silicon and NPD phase-gate execution from kickoff through final GDS handoff, ensuring cross-functional readiness across architecture, RTL, verification, DFT, physical design, signoff, and tapeout. • Cross-Functional Alignment & Coordination • Drive cross-functional alignment across architecture, RTL design, verification, emulation, DFT, synthesis, physical design, CAD, IP integration, product management, and external partners. • Track IP delivery, PDK updates, CAD/EDA flow readiness, tool dependencies, and foundry requirements. • Partner with Post-Silicon PM and Validation teams to absorb feedback from post silicon bring up, including bug reports and Si issues. • Risk Management & Decision-Making • Identify execution risks, lead risk mitigation plans, and drive trade-off decisions across scope, schedule, resources, and quality. • Communicate program health, risks, dependencies, and decisions clearly to engineering teams, senior leaders, executives, and external partners. • Process & Operational Excellence • Establish scalable program management practices, operating rhythms, decision forums, documentation standards, and communication mechanisms, lead constant improvement. Basic Qualifications • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical field. • 10+ years of experience in ASIC/SoC development or silicon program execution, including 3+ years in technical program management, engineering program management, or technical leadership. • Experience managing pre-silicon ASIC development flows, including architecture planning, RTL design, functional verification, synthesis, DFT, physical design, timing closure, signoff, and tapeout. • Experience with advanced process nodes and high-performance ASIC/SoC development. • Strong understanding of ASIC development milestones from product requirements through final GDS handoff. • Familiarity with ED