Jobs / United States / Boeing Company
ASIC / FPGA Design Verification Engineer – (Lead or Senior)
Boeing Company · 🇺🇸 2 Locations
Sponsorship verdict
Sponsorship possible
One solid signal, not two — worth applying, and worth asking about sponsorship early.
- Employer is on a government sponsor recordThe US Department of Labor certified 72 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 7 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
- The posting doesn’t mention sponsorshipSilence isn’t a refusal — ask the recruiter before investing much time.
- No salary bar for this routeH-1B has no fixed salary bar: the employer must pay at least the prevailing wage for the role and area. Cap-subject employers enter a lottery weighted by wage level. Source: https://www.federalregister.gov/documents/2025/12/29/2025-23853/weighted-selection-process-for-registrants-and-petitioners-seeking-to-file-cap-subject-h-1b, rules effective 2026-02-27.
- What Boeing Company paid sponsored hires in similar roles11 certified filings for “Mechanical System Design & Analysis Engineer” (Mechanical Engineers) in WA: $135k–$170k, median $143k. Most were filed at wage level IV (100%) — 4 lottery entries, ≈61% projected selection odds for cap-subject employers. Source: US Department of Labor LCA disclosure data (Oct 2025 – Jun 2026).
- Confirmed live todayWhen a source last listed this job as open.
US H-1B: cap-subject employers enter a lottery weighted by wage level — Level I gets 1 entry, Level IV gets 4 (DHS projected selection odds ≈15% at Level I to ≈61% at Level IV). Universities and non-profit research employers are cap-exempt. The $100,000 fee for new petitions from abroad is currently blocked by a court order (appeal pending).
A verdict summarises public evidence; it is not legal advice and never a guarantee — the employer and the immigration authority decide. Sign in to factor in where you can already work.
Or apply yourself on the official page →
Sponsor Radar — Boeing Company
The US Department of Labor certified 72 H-1B/E-3 labor condition applications for this employer between Oct 2025 and Jun 2026 (latest Jun 2026) — the step every H-1B hire needs first. USCIS also records 7 H-1B approvals in FY2023. Source: LCA disclosure data (US Department of Labor (OFLC)).
Past sponsorship or register membership never guarantees sponsorship for this vacancy or for you. Full Sponsor Radar for Boeing Company →
About the role
ASIC / FPGA Design Verification Engineer – (Lead or Senior) Company: Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/ FPGA Design Verification Engineers – (Lead or Senior) to join us as part of our Boeing Electronic Products team at the heart of Boeing’s products in El Segundo or Huntington Beach, CA. Mission Develop scalable technical leaders who combine strong verification fundamentals, fluent UVM capability, technical ownership, systems awareness, mentorship, and increasing responsibility for verification execution, environments, closure activities, and team success. Level Intent Level IV engineers independently own verification scope, establish verification environments and infrastructure, mentor engineers, support closure leadership activities, and lead technical efforts when required. Level V engineers expand into broader subsystem ownership, larger technical coordination responsibilities, verification strategy influence, and leadership of verification efforts across complex programs. Overview Engineers support ASIC, FPGA, and SoC verification activities across advanced aerospace programs including space systems, satellite technologies, NASA mission support, Space Launch System (SLS) technologies, aviation platforms, communications systems, autonomous systems, and related digital subsystems. Candidates are expected to possess strong verification fundamentals and fluent UVM capability. Engineers should be prepared to discuss simulation concepts, debug methods, coverage approaches, requirements traceability, reusable verification infrastructure, UVC development, closure methodology, and broader verification strategy concepts during interviews. Why Join Us This organization supports a broad portfolio of aerospace and defense programs across ASICs, SoCs, and FPGAs, creating opportunities to contribute across multiple products, technologies, and technical domains over time. Teams combine complementary technical strengths and adapt responsibilities based on program needs, enabling engineers to deepen expertise while broadening systems understanding, mentorship capability, verification ownership, and technical leadership. The department intentionally develops scalable technical leaders and provides multiple paths for long‑term growth. Behavioral Expectations Engineers operate with ownership appropriate to level while contributing to planning, execution, integration, closure, mentoring, and continuous improvement activities. Candidates communicate status, risks, dependencies, technical concerns, and schedule impacts proactively while supporting broader team capability. Engineers are expected to support peer growth, develop broader systems awareness beyond immediate FPGA or ASIC boundaries, and help strengthen verification capability across programs. Responsibilities Engineers independently own verification scope and contribute throughout product development by supporting verification planning, requirements traceability, simulation, integration, debug, closure, and delivery activities. Verification ownership includes accountability for verification execution, completeness, and closure. It does not imply primary ownership of architecture development, RTL implementation, or subsystem engineering responsibilities. Level IV and V engineers are expected to independently establish and expand SystemVerilog and UVM environments, reusable verification infrastructure, and UVC development activities with minimal support while guiding broader verification execution. Engineers are expected to define verification objectives, support measurable closure criteria, perform verification completeness assessments, and apply metrics‑driven approaches using coverage results, requirements traceabili